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Experimental Study of Uniaxial-Stress Effects on
DC Characteristics of nMOSFETs
Masaaki Koganemaru, Toru Ikeda, Noriyuki Miyazaki, and Hajime Tomokage
Abstract—Stress-induced shifts of the direct current
characteristics on n-type metal oxide semiconductor field effect
transistors (nMOSFETs) were investigated experimentally.
The stress sensitivities of nMOSFET characteristics were
measured by the 4-point bending method, and the gate-
length dependence of transconductance shifts caused by
uniaxial stress was evaluated. As a result, it is shown that
the gate-length dependence of transconductance shifts is
attributed to parasitic resistance of the nMOSFETs. Also,
this paper verified the electron-mobility model proposed
in the previous study that includes stress effects in comparison
with the experimental results. As a result, several improvements
for the electron-mobility model are proposed in this paper. We
describe the change of the conduction-band energy induced by
the shear deformation of silicon. The shear deformation with
a uniaxial stress along the [110] direction of silicon should be
considered in the change of the conduction-band energy.
Index Terms—Deformation potential, electron mobility, n-type
metal oxide semiconductor field effect transistors (nMOSFETs),
parasitic resistance, residual stress.
I. Introduction
SEMICONDUCTOR electronic devices are sometimes sub-jected to high-residual stress owing to various packaging
processes, and such stress-induced effects result in a serious
problem. The residual stress affects the electronic character-
istics, such as the transconductance, of the transistor device.
This is one of the most serious issues in the production of
electronic devices and packages. It is believed that the stress
effects on the electronic characteristics of the transistor device
cannot be disregarded in a high-density package such as a
device-embedded substrate. Hence, more studies on the stress-
induced effects of a semiconductor device are needed, and an
evaluation method must be established.
The stress-induced effects in bulk silicon are known as
piezoresistance effects [1], [2]. In addition, several studies
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have been carried out on stress-induced effects in metal oxide
semiconductor field effect transistors (MOSFETs) [3]–[12].
Several phenomenological methods based on an empirical
formula or a piezoresistance effect model have already been
examined to evaluate the stress-induced effects in MOSFETs
[5], [8]. However, since in practice there is a wide vari-
ety of devices, it is difficult to evaluate their stress effects
using only an empirical method. Although it is, therefore,
required to establish a versatile evaluation method such as a
numerical simulation, there is not a sufficient comprehensive
understanding of the physical phenomena of the stress effects.
It is necessary to investigate the factors influencing the stress-
induced effects in MOSFETs and to improve the analytical
model that can be used in the numerical simulation.
Therefore, the objectives of this paper are to investigate the
factors influencing the stress sensitivity of n-type MOSFETs
(nMOSFETs) and to discuss the uniaxial-stress effects on
nMOSFETs through the discussion about the electron-mobility
variations induced by stress. That is, an electron-mobility
model including the stress effects is studied in comparison
with the present experimental results. Such an investigation
can help to establish a numerical simulation model of stress-
induced effects in semiconductor devices. In this paper, we
measure the stress sensitivities of the transconductance in
nMOSFETs using a 4-point bending fixture, and investigate
its device-shape dependence and load-direction dependence.
Then, we examine the influence of the parasitic resistance
in the nMOSFET on the stress sensitivity. Furthermore, we
discuss an electron-mobility model that takes the stress effects
into consideration and compare it with the present experi-




nMOSFET specimens were supplied by the manufacturer of
semiconductor devices. Fig. 1 illustrates the schematic config-
urations of nMOSFETs on a 4-point bending specimen. The 4-
point bending specimens are 30 mm in length, 5 mm in width
and 0.63 mm in thickness. nMOSFETs are formed on the sil-
icon (001) surface. The direction from the source to the drain
(i.e., the current direction) is the [110] direction; the direction
from the source to the drain is the [110] direction (“longitudi-
nal” in Fig. 1) or the [110] direction (“transverse” in Fig. 1).
Since silicon is a cubic crystal, the [110] direction is equivalent
1521-3331/$26.00 c© 2010 IEEE
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Fig. 1. Schematic configurations of nMOSFETs in the specimens.
to the [110] direction. A uniform uniaxial stress can be applied
to the longitudinal direction of the 4-point bending specimen.
Because the direction from the source to the drain is parallel
(longitudinal) or perpendicular (transverse) to the longitudinal
direction of the 4-point bending specimen as shown in Fig. 1,
we can apply a uniform uniaxial stress to the nMOSFETs
parallel and perpendicular to the current direction by using
the 4-point bending fixture. We used seven types of nMOSFET
which have different combinations of gate width W (µm) and
gate length L (µm): W/L = 24/24, 24/12, 24/6, 24/0.8, 50/50,
0.8/0.8, and 12/24. Seven types of nMOSFET will be identified
hereafter by using notation such as W/L = 24/24.
B. Measurement Procedure
Fig. 2 illustrates a system for measuring the stress sensitivity
of nMOSFETs. The probes were brought directly into contact
with the electrodes in order to apply the voltage and measure
the current. The 4-point bending fixture was enclosed in a dark
box. Fig. 3 illustrates the schematic diagram of the 4-point
bending fixture. Two types of specimen settings in the 4-point
bending fixture, as shown in Fig. 3, enabled us to apply tensile
or compressive stress to the nMOSFETs on the specimen. The
applied loads were measured by the load cell in the inner ful-
crum of the 4-point bending fixture, and then the stresses were
calculated form the measured loads using the beam theory. The
applied stresses were approximately −120 MPa, −60 MPa,
60 MPa, and 120 MPa. In this paper, since the electrical
shifts of unloaded nMOSFETs after device processes (not bulk
silicon) were defined to be zero, only external stresses applied
by using 4-point bending fixture corresponded to the electrical
variations obtained by the present measurements.
In this paper, the required load was first generated on the
specimen using the 4-point bending fixture, and the required
voltages were applied to the electrodes. The source drain
voltage was fixed at 0.1-V, and the gate voltage was applied
from 0-V to 5-V. Then, the source drain-current was measured.
C. Experimental Results
Fig. 4 shows the experimental results of the drain-current
variations induced by the stress for (a) W/L = 24/0.8 (longi-
Fig. 2. System for measuring the stress sensitivity of nMOSFETs.
Fig. 3. Schematic diagram of 4-point bending fixture.
tudinal), (b) W/L = 24/0.8 (transverse), (c) W/L = 24/24
(longitudinal), and (d) W/L = 24/24 (transverse). As a
result, the drain-current increases under tensile stresses and
decreases under compressive stresses. No significant shift in
threshold voltage is seen. These tendencies are similar for
all specimens. We also investigated the stress-induced effects
on transconductance (gm). Fig. 5 shows the results of gm
change (%) induced by the stress for (a) W/L = 24/0.8 and
(b) W/L = 24/24. gm was defined as the gradient of the
tangent on the drain-current curve shown in Fig. 4 at the
gate voltage of 2-V. The straight lines in Fig. 5(a) and (b)
are obtained by the least-squares method. The gradients of the
lines correspond to the stress sensitivity of gm change. The
stress sensitivities of gm change are higher in the longitudinal
direction than in the transverse direction for all specimens.
Fig. 6 shows the variations of the stress sensitivity of gm
change with the gate length of nMOSFETs. These results
indicate that the measured stress sensitivity of gm change
below 12 µm (longitudinal) or 0.8 µm (transverse) depends
on the gate length. gm varies by 4–5% (longitudinal) or 2–
3% (transverse) at the stress of 100 MPa. In the next section,
we will investigate the factors influencing the gate-length
dependence in detail.
III. Evaluation of Influence Factors to Stress
Sensitivity
A. Parasitic Series Resistance of nMOSFETs
Previous studies have revealed that the stress-sensitivity
response is caused by the stress distribution in the channel
region caused by the microstructures of a device [3], or is
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Fig. 4. Experimental results of drain-current shifts induced by stress. (a) W/L = 24/0.8, longitudinal. (b) W/L = 24/0.8, transverse. (c) W/L = 24/24,
longitudinal. (d) W/L = 24/24, transverse.
due only to the influence of parasitic series resistance in the
source and drain [5]. We investigated the source of the gate-
length dependence of the stress sensitivity using the present
experimental results. For this purpose, we investigated the
factors influencing the stress sensitivity using four types of
nMOSFET that have different gate lengths with the same gate
width W = 24 µm: W/L = 24/24, 24/12, 24/6, and 24/0.8.
Fig. 7 shows the variations of the drain-current measured
under the unstressed condition with the gate length L. The





VGS − VT − VDS2
]
VDS (1)
where µ, VGS , VT , VDS , and Cox are the electron mobility, gate
voltage, threshold voltage, drain voltage, and oxide capacity,
respectively. Among the parameters in (1), only the gate length
L is different among the nMOSFETs used in this paper.
Considering (1), we can normalize the measured drain-current
curves in Fig. 7 by using the gate length L and the gate width
W ; the measured drain-current curves were multiplied by L
and divided by W . Fig. 8 shows the normalized drain-current
curves. The least-squares line obtained by the measured drain-
current values of W/L = 24/24 is shown in Fig. 8 as well.
It is found from the figure that the measured drain-current
curves for W/L = 24/24 and W/L = 24/12 agree well with
the least-squares line of W/L = 24/24. On the other hand,
the measured drain-current curves for W/L = 24/0.8 deviate
from the least-squares line of W/L = 24/24. As described, one
possible reason for such deviation is the parasitic resistance
in the source and drain of the nMOSFET. It is well known
that the performance of MOSFETs suffers from the parasitic
resistance in the source and drain. In this paper, the parasitic
resistances of the nMOSFETs are estimated according to the
following procedure.
Fig. 9 illustrates an nMOSFET model including the parasitic
resistance. RS and RD denote the parasitic resistance of the
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Fig. 5. Experimental results of gm change induced by stress. (a) W/L =
24/0.8. (b) W/L = 24/24.
Fig. 6. Variations of stress sensitivity of gm change with gate length.
Fig. 7. Variations of the drain-current measured under an unstressed condi-
tion with the gate length (longitudinal).
Fig. 8. Normalized drain-current curves under an unstressed condition
(longitudinal).
Fig. 9. nMOSFET model including parasitic resistance.
source and that of the drain, respectively. The measured drain-









(VD′S′ − ID′S′RP ) (2)
where RP represents RS + RD. Equation (2) can be trans-
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Fig. 10. Normalized drain-current curves corrected using the parasitic resis-
tance of 75  under unstressed condition (longitudinal).
A comparison between (1) and (2a) indicates that the rela-
tionship between the corrected drain-current ID0 without the
parasitic resistance and the measured drain-current ID′S′ is
given by











The corrected drain-current ID0 can be calculated from the
measured drain-current ID′S′ using (3a). In the next section,
the value of the parasitic resistance will be estimated from the
experimental results by using (3a).
B. Evaluation Method for Parasitic Resistance
The results shown in Figs. 7 and 8 suggest that the gross
resistance for W/L = 24/24 is much larger than its parasitic
resistance, and the drain-current for W/L = 24/24 varies
linearly with the gate voltage. Therefore, in this paper, we can
neglect the parasitic resistance for W/L = 24/24. In addition,
W/L = 24/24 and W/L = 24/0.8 have the same configurations
except the gate length L, and the distributions of impurities at
the region of the source and drain are similar as well. Hence,
we estimated the parasitic resistance RP for W/L = 24/0.8
by fitting the drain-current curve for W/L = 24/0.8 corrected
using (3a), which is a function of RP , to the least-squares
line for W/L = 24/24 shown in Fig. 8. As a result, it is
determined that the parasitic resistance of W/L = 24/0.8
is 75 . This value will be used for the examination in the
following section.
C. Results and Discussion
Fig. 10 shows the normalized drain-current curves corrected
using the parasitic resistance of 75  under the unstressed
condition. The same value was used as the value of the
parasitic resistance for all nMOSFETs, because they have the
Fig. 11. Variations of the stress sensitivity of gm change with the gate length
obtained from the drain-current curves corrected by the parasitic resistance of
75  .
same distributions of impurities in the region of their source
and drain. The normalized drain-current curves corrected by
the parasitic resistance agree well with each other. The fabrica-
tion processes of semiconductor devices themselves induce an
“intrinsic” residual stress, which affects the intrinsic electrical
performance of the device. It is found from the figure that
there are few differences in the intrinsic residual stress among
the four kinds of nMOSFET used in this paper.
Fig. 11 shows the gate-length dependence of the stress
sensitivity of gm change obtained from the drain-current curves
corrected using the parasitic resistance of 75 . As shown
in Fig. 11, the corrected stress sensitivities of gm change are
regarded as a constant value regardless of the different gate
lengths for each load direction (longitudinal or transverse).
It is found from Fig. 11 that the major factor influencing
the gate-length dependence of the stress sensitivity of gm
change is the parasitic resistance for the present nMOSFETs.
In other words, the intrinsic electrical response against the
“external” stress caused by the 4-point bending is similar
for all nMOSFETs used in this paper. There are few dif-
ferences in the external stress distribution in the channel
region among the four kinds of nMOSFET as well. The
present results obtained from an independent validation of the
studies by Bradley et al. [5] approve the conclusions reached
in literature [5]. That is, there is no significant gate-length
dependence to the sensitivity of the intrinsic MOSFET channel
to stress.
The above results indicate that the difference of the stress
distribution in the channel region can be neglected for the
present nMOSFETs. Therefore, in the following section, we
can evaluate the stress-induced effects of the nMOSFETs by
using the “nominal” stress generated by the 4-point bending.
However, this does not mean that there is no influence of
the stress distribution in the channel region of an nMOSFET.
If we consider an nMOSFET with a very short channel, its
electronic characteristics are considered to be affected by the
stress distribution in the channel region [8].
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Fig. 12. Schematic diagram of many-valley model in k-space for conduction
band in silicon.
IV. Evaluation of Uniaxial-Stress Effects on
Electron Mobility
A. Many-Valley Model
In the unstrained state, the conduction-band energy minima
of bulk silicon degenerate into six equivalent “valleys” [13].
The “many-valley” energy surfaces of the silicon conduction
band in k (wave number)-space are shown in Fig. 12. Each
minimum is characterized by the longitudinal effective mass
m∗L along each principal axis (i-axis, i = 1, 2, 3) and the
transverse effective mass m∗T perpendicular to the principal
axis. Here, m∗L is larger than m∗T . Hence, the mobility, which
is longitudinal µL or perpendicular µT to the principal axis,
is also anisotropic, i.e., µL < µT . However, in the unstrained
state, since the six valleys of bulk silicon are equivalent, the





and it is isotropic for all directions.
On the other hand, the conduction-band energy in the
inversion layer of Si metal oxide semiconductor (MOS) is
different from that of bulk silicon. Even in the unstrained
state, the conduction-band energy valleys in the inversion layer
of Si MOS split into the subband energies; six equivalent
valleys split into twofold or fourfold valleys [14]. In this paper,
the stress-induced effects of the electronic characteristics of
the nMOSFETs were evaluated by defining the electronic-
characteristics variation of unstressed nMOSFETs (not bulk
silicon) as being equal to zero. The external stress causes
the shifts of the conduction-band energy in the inversion
layer, which lead to the variation of the electron mobility
in the inversion layer (i.e., the variation of the electronic
characteristics of nMOSFET).
B. Shifts of Conduction-Band Energy
In this paper, the shift of the conduction-band energy min-
ima (valleys) due to strain, Ec, is defined by the deformation-



















e6 + · · ·
(5)
TABLE I
Representation of Deformation Potentials in a Cubic
Semiconductor [15]
Type of Valley → 100 110
∂E/∂ε11 Ξd + Ξu Ξd + Ξu − Ξs/2
∂E/∂ε22 Ξd Ξd + Ξu − Ξs/2




e1 = ε11, e2 = ε22, e3 = ε33, e4 = ε12 + ε21,
e5 = ε23 + ε32, e6 = ε31 + ε13 (6)
where εij is the strain tensor and ∂E/∂εij is the “deformation-
potential constant.” Considering that the valleys lie on a
symmetry axis, it is possible to describe all the deformation-
potential constants in terms of two or three independent
constants, as shown in Table I [15]. Hence, the shifts of the
conduction-band energy (minimum) along the i-axis valley
Ei can be expressed through the deformation potential
constants Ξd and Ξu [15]
E i = Ξd(ε11 + ε22 + ε33) + Ξuεii. (7)
The values of the deformation potentials have been obtained
by cyclotron resonance experiments and numerical simula-
tions. We used the following values: Ξd = 1.1eV and Ξu =
10.5 eV [16]. The strain tensor εij is converted from the stress
tensor using the compliance coefficients of silicon [17]. The
shifts of conduction-band energy can be calculated using (7),
and the stress-induced variations of the electron mobility can
then be estimated using the following electron-mobility model.
C. Electron-Mobility Model
Egley and Chidambarrao proposed an electron-mobility
model that takes the stress effects into consideration [18].
In their model, the effects of stress or strain are seen in
the change of electron mobility which reflects the relative
change of the electron population of each valley. The change in
the average relaxation time due to stress [14] is neglected. In
this paper, we used Egley’s model with some simplification
[19]. Boltzmann distribution was used as the distribution
function of electrons for each valley. The distribution function
f (E) is given by






where kB is the Boltzmann’s constant, T is the lattice temper-
ature, and EF is the Fermi energy. When we consider the shift
of the conduction-band energy due to the stress effects, (8) is
replaced by
f (E) = exp
(
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where Estress is the shift of conduction-band energy induced
by stress. Therefore, the population rate of the electron on the























The gradient of the quasi-Fermi level is assumed to be parallel
to the current flow. The coefficient of electron-mobility change
fstress along the current flow is, therefore, given by
fstress =
∑3











where ci represents the effect of the i-axis valley on the
electron mobility along the current flow direction. If the
nMOSFET is formed on the silicon (001) surface and the angle
between the 1-axis and the current flow direction is θ, ci is
given by
c1 = RL cos
2 θ + RT sin2 θ (12)
c2 = RT cos
2 θ + RL sin2 θ (13)
c3 = RT (14)






(µL + 2µT )/3
=
3







(µL + 2µT )/3
=
3(m∗L/m∗T )
1 + 2(m∗L/m∗T )
. (16)
In the above equations, µ is the nominal isotropic mobility
without stress given by (4). From the above relationship, the
stress-induced electron mobility µstress is given by
µstress = fstress · µ. (17)
In the following section, the above electron-mobility model
will be verified by comparing the electron-mobility variations
calculated by (11) with that obtained in the experimental
results.
D. Results and Discussion
The rate of electron-mobility change estimated by the above
electron-mobility model was compared with that obtained in
the experimental results shown in Section II. The rate of






= fstress − 1 (18)
where fstress is given by (11). In contrast, the drain-current IDS
is given by (1). If we assume that the shape deformation of
the nMOSFET due to stress is minute in (1), the relationship
between the rate of drain-current change and the rate of






Fig. 13. Comparison between the estimated results of electron-mobility
change and the experimental results (W/L = 24/24).
Therefore, the experimental results for the rate of electron-
mobility change can be obtained from the experimental results
shown in Fig. 4 using (19).
Fig. 13 shows a comparison between the estimated results
of electron-mobility change and the experimental results. It
is found from the figure that the electron-mobility model is
not able to provide the load-direction dependence obtained
in the experimental results. In (7), when a uniaxial stress is
applied along the 1-axis, the relationship among the shifts of
conduction-band energy is E1 = E2 = E3 because of
ε11 = ε22 = ε33. The shift of the conduction-band energy is
schematically shown in Fig. 14(a). The solid lines show the
effect of stress. Then, we consider that a uniaxial stress is
applied along the [110] direction. The relationship among the
shifts of conduction-band energy is calculated using (7) as
E1 = E2 = E3. The shifts of the conduction-band energy
are schematically shown in Fig. 14(b). If the relationship
among the shifts of conduction-band energy is E1 = E2 =
E3, both fstress along the [110] direction and that along
the [¯110] direction become the same value. Therefore, the
estimated results are different from the experimental results
depending on the load direction as shown in Fig. 5.
It is clear from the above discussion that some improve-
ments of the electron-mobility model proposed by Egley and
Chidambarrao [18] are necessary to evaluate the uniaxial-stress
effects on nMOSFET. We suggest the shifts of the conduction-
band energy induced by shear deformation in addition to (7).
That is to say, we consider that the deformation potential
∂E/∂ε12 is not zero, and the shift of the conduction-band
energy induced by shear deformation is schematically shown
in Fig. 14(c). Considering the representation of deformation
potentials given in Table I, it might be inferred that the shift
of the conduction-band energy E3 of a 3-axis valley can be
defined as
E3〈110〉 = Ξd(ε11 + ε22 + ε33) + Ξuε33 + 12Ξsε12 (20)
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Fig. 14. Schematic diagrams of stress effects in valleys for n-silicon.
(a) [100] Uniaxial stress in (7). (b) [110] Stress in (7). (c) Shear deformation
caused by [110] uniaxial stress.




where Ξs/2 indicates ∂E/∂ε12. It is considered that the shifts
of the conduction-band energy E1 of a 1-axis valley and E2
of a 2-axis valley can be defined including the deformation
potential constant Ξs as well. For these improvements, we
need both further experiments and further understanding with
regard to the physical phenomena of uniaxial-stress effects.
The validity of the electron-mobility model for evaluating
the uniaxial-stress effects is still open to discussion. It is
considered that a numerical simulation is versatile and is useful
for evaluating the reliability issues induced by mechanical
stress. Hence, the carrier-mobility model for the simulation
method should be further examined and improved.
V. Conclusion
We have experimentally investigated the uniaxial-stress ef-
fects on nMOSFETs. It was demonstrated that the stress-
induced shifts of dc characteristics depend on the device shape
and load direction in nMOSFETs. We evaluated the influence
of parasitic series resistance in the source and drain region
of nMOSFETs on the transconductance change induced by
stress. The result showed that the stress sensitivity of the
transconductance change is constant regardless of the gate
length of the nMOSFETs. Also, we discussed an electron-
mobility model, taking the stress effects into consideration,
and proposed the improvement of the electron-mobility model
so as to account for the shear deformation in the shift of
conduction-band energy induced by stress. This paper con-
tributes to the establishment of a method of evaluating the
stress-induced effects on semiconductor devices.
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